A power-up circuit for sequential logic device.

摘要

An improved power-up circuit is disclosed for steering or initializing sequential logic circuits wherein the use of an SCR loop in the power-up circuitry lowers the threshold turn-off voltage of the power-up circuit after initial power-up so that inadvertant reactivation of the power-up circuit by low voltage spikes from a noisy power supply will be inhibited.