发明名称 |
MASTER SLICE SEMICONDUCTOR DEVICE |
摘要 |
A master slice semiconductor device comprising a plurality of basic cell arrays and a plurality of flip-flop cell arrays. The basic cell and flip-flop cell arrays are interconnected by strip-like diffused resistor regions with metal conductors via contact windows formed in an insulation layer on a bulk. The basic cell arrays, the flip-flop cell arrays, and the diffused resistor regions are buried in the bulk in advance. The diffused resistor regions are located in empty regions where lands, composing the basic cell and flip-flop cell arrays, are not formed in the bulk. |
申请公布号 |
EP0106660(A3) |
申请公布日期 |
1986.02.12 |
申请号 |
EP19830306176 |
申请日期 |
1983.10.12 |
申请人 |
FUJITSU LIMITED |
发明人 |
ASAMI, FUMITAKA;TAKAGI, OSAMU |
分类号 |
H01L21/822;H01L21/82;H01L23/535;H01L27/04;H01L27/118;(IPC1-7):H01L27/02 |
主分类号 |
H01L21/822 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|