摘要 |
An output buffer circuit has a data input terminal which receives logic data, load and drive transistors, a driver for selectively turning on the transistors in accordance with the logic value of the logic data, a data output terminal which is connected to a power source terminal of the VDD level through a current path of the load transistor and is grounded through a current path of the drive transistor, and a capacitor connected as a load to the data output terminal. The output buffer circuit further has a transistion detector circuit for generating a pulse signal in response to a change in level of each of address signals, and a preset circuit for supplying, in response to the pulse signal, a charge or discharge current to the capacitor while a voltage at the data output terminal is not at the VDD/2 level.
|