发明名称 |
Multiple instruction dispatch mechanism. |
摘要 |
<p>A data processing system is described which includes a circuit for storing a plurality of instructions in a sequence together with a circuit for fetching a plurality of instructions. A circuit is provided for dispatching a plurality of the instructions to one or more processors for execution during a single computation cycle. A control circuit is connected to the dispatching circuit to delay the dispatching of an instruction, when the instruction has an execution result that is dependent upon a previous instruction execution that will set at least one bit in a condition register. The delayed instruction is delayed until that condition register has been accordingly set. Similarly, an instruction is delayed if that instruction will set a bit in the condition register which is still being accessed by a previous instruction.</p> |
申请公布号 |
EP0378415(A2) |
申请公布日期 |
1990.07.18 |
申请号 |
EP19900300330 |
申请日期 |
1990.01.11 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
GROHOSKI, GREGORY FREDERICK;GROVES, RANDALL DEAN |
分类号 |
G06F9/38 |
主分类号 |
G06F9/38 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|