发明名称 Step sensitive check for logic computer modules - operates using sequential and combinatorial logic circuits with matrix producing output pattern
摘要 <p>Modular logic systems with a unilateral delay function and input/output facilities, as used in arithmetical and logic units of computers. They can be submitted to a step-sensitive check by feeding a test pattern into the sequential logic circuits. The same test pattern is fed via the primary inputs into a first network of combinatorial logic circuits and a matrix to produce an output pattern on the outputs of a second network of combinatorial logic circuits and a matrix to produce an output pattern on the outputs of a second network of combinatorial logic circuits following the matrix. The output pattern of the second network is put through to sequential logic circuits and their resulting state indicates whether the checked logic unit is free from defects or not.</p>
申请公布号 IT1115669(B) 申请公布日期 1986.02.03
申请号 IT19770024415 申请日期 1977.06.07
申请人 IBM CORP 发明人
分类号 G06F;(IPC1-7):G06F/ 主分类号 G06F
代理机构 代理人
主权项
地址