发明名称 CONTROL CIRCUIT OF POWERING-ON SEQUENCE
摘要 <p>PURPOSE:To prevent the titled control circuit from the generation of abnormal operation at the missequence of power on processing by fixing a reset input of the circuit body a the reset status until a power supply for an extension chassis is turned on. CONSTITUTION:When electric power is not supplied to the extension chassis 20, a contact circuit 6 is closed and a reset power supply voltage (DC5V) is inputted to a reset input terminal 4, so that a microprocessor 1 is kept at the reset status and prevented from the generation of malfunction. If power is supplied to the chassis 20, the contact circuit 6 is actutated, a contact B is opened and the reset input power supply to the reset input terminal 4 is interrupted, so that normal powe-on sequence operation can be executed. Since the microprocessor 1 is interrupted at its operation until power supply to the chassis 20 is turned on, the microprocessor 1 can be prevented from abnormal operation due to the missequence of power-on operation.</p>
申请公布号 JPS6111837(A) 申请公布日期 1986.01.20
申请号 JP19840132002 申请日期 1984.06.28
申请人 TOSHIBA KK 发明人 FUKUI KIYOKATSU
分类号 G05B9/02;G06F1/00;G06F1/26;H02J1/00 主分类号 G05B9/02
代理机构 代理人
主权项
地址