Vertical synchronisation pulse separator.

摘要

A vertical synchronisation separator includes an up/down counter which counts up when a composite sync signal fed to its input has one logic state and counts down when the composite sync signal has a second logic state, a decoder in the form of a gating circuit providing a logic (1) output when the count of the up/down counter exceeds a predetermined count.