发明名称 DATA PROCESSOR
摘要 PURPOSE:To reduce hardware for adding a false fault by collecting status information in a main memory and setting a false fault for the information obtained by compressing and editing said collected information. CONSTITUTION:False fault information is received from a diagnosis control part 140 and stored in a fault detecting information storage area 220 of the main storage 200 and false fault setting time information is also received from the diagnosis control part 140 to start time monitoring. When the false fault setting time information is turned to ''0'', the clocking of a processing part 100 is stopped and an instruction to freeze the status information of each part at the false fault setting time is applied to the diagnosis control part 140 to freeze the status information. After receiving a freezing completion report, a false fault setting flag formed in a memory 420 is set to ''1'' and then the frozen status information of each part is collected. Since the false fault setting flag has been set to ''1'', it is rewritten to ''0'' and then CPU initializing operation is started. Said operation is equivalent to the status that the an FF in an error detecting latch circuit of the processing part 100 is set to ''1'' because of the fault and a fault signal is generated.
申请公布号 JPS60254332(A) 申请公布日期 1985.12.16
申请号 JP19840111513 申请日期 1984.05.31
申请人 NIPPON DENKI KK 发明人 NAKAMURA TERUO
分类号 G06F11/22;F24F13/15 主分类号 G06F11/22
代理机构 代理人
主权项
地址