发明名称 MOS TRANSISTOR CIRCUIT
摘要 PURPOSE:To simplify the circuit constitution by constituting a circuit deciding logic with a circuit comprising both a pMOS transistor (TR) and an nMOS TR to decrease an input signal in the logical decision circuit. CONSTITUTION:The logical decision circuit L2 consists of the pMOS TR and the nMOS TR. An input affirmative signal is used as a serial gate input signal and it is turned off when the input affirmative signal is a high level and the MOS TR is turned off when the signal is at a low level. Thus, since all the MOS TRs included in the logical decision circuit L2 are operated by the input affirmative signal only, the number of input signal lines is less.
申请公布号 JPS60251719(A) 申请公布日期 1985.12.12
申请号 JP19840111752 申请日期 1984.05.29
申请人 MITSUBISHI DENKI KK 发明人 YOSHIDA TOYOHIKO;TOKUDA TAKESHI
分类号 H03K19/0944;H03K19/096 主分类号 H03K19/0944
代理机构 代理人
主权项
地址