发明名称 SQUELCH CIRCUIT
摘要 PURPOSE:To prevent malfunction due to noise by providing a level detector detecting an input level to the input and a switch circuit to the output of a clock extracting circuit to the output. CONSTITUTION:When an input signal is normal, a switch circuit 11 is in ON- state and a clock is transmitted to flip-flops 8, 9 via the switch circuit 11. When the input is interrupted, a level detector 10 detects it, the switch circuit 11 is turned off so as to block the transmission of the clock. Even when noise is transmitted to a flip-flop with the data output of flip-flops 6, 7, the flip-flop is not operated so as to prevent malfunction due to noise.
申请公布号 JPS60248053(A) 申请公布日期 1985.12.07
申请号 JP19840105232 申请日期 1984.05.24
申请人 FUJITSU KK 发明人 YAJIMA YASUO
分类号 H04B1/10;H04L1/20;H04L27/22 主分类号 H04B1/10
代理机构 代理人
主权项
地址