发明名称 |
Output interface for a three-state logic circuit in an integrated circuit using MOS transistors |
摘要 |
An output interface which includes a capacitor which is charged to a relatively high voltage by a voltage source which may have a high internal impedance, and a switching circuit which is controlled by an output of the associated logic circuit and which connects the capacitor with a gate electrode of a transistor of the final stage of the interface in order to bias it at a higher voltage than that of the power supply only during a prespecified logic state of the logic circuit and which keeps the capacitor essentially isolated (i.e.-floating) during any other logic state.
|
申请公布号 |
US4555644(A) |
申请公布日期 |
1985.11.26 |
申请号 |
US19830560401 |
申请日期 |
1983.12.12 |
申请人 |
SGS-ATES COMPONENTI ELETTRONICI SPA |
发明人 |
DEVECCHI, DANIELE;TORELLI, GUIDO |
分类号 |
H03K19/094;(IPC1-7):H03K4/24;H03K4/58;H03K17/06;H03K19/096 |
主分类号 |
H03K19/094 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|