发明名称 RESET CIRCUIT WITH SHOCK SENSOR
摘要 <p>PURPOSE:To prevent runaway of a load by providing a means which detects a certain shock when it is applied and resetting a logic circuit with this detection output. CONSTITUTION:A logic circuit 7 of a microcomputer or the like is reset at a power-on time by a time constant RXC determined by a resistance 8 and a capacitor 9. Further, in case of the mode where the control function of the logic circuit 7 is broken by application of an excessive shock to a device and a load 11 runs away, a shock sensor 10 detects automatically this shock. Then, a reset signal is outputted to the logic circuit 7 to stop the load 11 forcibly.</p>
申请公布号 JPS60235222(A) 申请公布日期 1985.11.21
申请号 JP19840091600 申请日期 1984.05.07
申请人 MATSUSHITA DENKI SANGYO KK 发明人 YOSHIKAWA YOSHIKAZU
分类号 G01P15/00;G06F1/00;G06F1/24 主分类号 G01P15/00
代理机构 代理人
主权项
地址