发明名称 ERROR DETECTING AND CORRECTING CIRCUIT
摘要 PURPOSE:To shorten the overall processing time by carrying out both correct reading and writing data production processes in parallel with each other and selecting both data to produce a correct writing data. CONSTITUTION:The read data are held at a data register 11 and the correct reading data having no error is extracted as the data D14 via a syndrome generating circuit 12, a decoder 13 and an error correcting circuit 14. While the writing data D16 is obtained via a data aligner 15. A multiplexer 18 selects the data D16 for a rewritten data part and then selects the data D14 for other data parts. Thus the correct writing data D18 is delivered with no error.
申请公布号 JPS61112245(A) 申请公布日期 1986.05.30
申请号 JP19840213607 申请日期 1984.10.12
申请人 FUJITSU LTD 发明人 TANIGAWA SUKENAO;SUGIURA SADANARI
分类号 G06F11/10;G06F12/16 主分类号 G06F11/10
代理机构 代理人
主权项
地址