发明名称 LEVEL DISCRIMINATOR
摘要 PURPOSE:To decrease the number of circuit elements of a level discriminator by connecting one of two signal lines to a gate electrode of an FET and the other line to the 1st electrode, and connecting the 2nd electrode to a voltage source of a fixed level and to a Schmitt trigger circuit via a load resistance. CONSTITUTION:For a level discriminator 60, a signal line L1 out of those lines L1 and L2 serving as comparators and having potentials varying approximately in a range of power supply voltage is connected to the gate electrode of an n channel MOSFET61. While the other line L2 is connected to a source electrode serving as the 1st electrode of the FET61. While a drain electrode serving as the 2nd electrode of the FET61 is connected to a constant voltage source VCC via a load resistance 62. The drain electrode of the FET61 of this comparator is connected an input part of a Schmitt trigger circuit 63 which outputs its input after inversion.
申请公布号 JPS60223258(A) 申请公布日期 1985.11.07
申请号 JP19840079155 申请日期 1984.04.18
申请人 TATEISHI DENKI KK 发明人 OGAWA YUUJI;OIMURA KATSUHIKO;URASAKI KAZUAKI
分类号 H04L25/03 主分类号 H04L25/03
代理机构 代理人
主权项
地址