发明名称 SIGNAL SEPARATOR
摘要 PURPOSE:To extract the 1st signal having inversion of polarity at every fixed cycle and the 2nd signal having no polarity inversion with no mutual effects between both signals, by separating an input signal into said 1st and 2nd signals through processes of delay circuits, adders, subtractors, switch circuits, etc. CONSTITUTION:The undesired frequency component of an input signal S0 supplied through a video signal input terminal 1 is eliminated by a BPF10. The 1st and 2nd delay signals S1 and S2 contained in the signal S0 are delivered by 1H delay circuits 11 and 12. These signals S0-S2 are processed by subtractors 13 and 15 and adders 14 and 16 and reduced down to half to obtain the 1st and 2nd difference signals D1 and D2. A signal difference (D1-D2) is delivered by a subtractor 17; while a signal sum (D1+D2) is delivered by an adder 18. The outputs of these signal difference and sum are processed by multipliers 19 and 24, an amplifier 21, an adder 22 and a subtractor 23. A switch circuit 20 supplying signals D1 and D2 and a switch circuit 25 supplying the output of the circuit 20 are controlled by the outputs of multipliers 19 and 24. Then the 1st and 2nd signals are delivered through the color and luminance signal output terminals 6 and 9 respectively.
申请公布号 JPS60210020(A) 申请公布日期 1985.10.22
申请号 JP19840066442 申请日期 1984.04.03
申请人 NIPPON VICTOR KK 发明人 ITOU SHIGEHIRO
分类号 H03H15/00;H04N9/78 主分类号 H03H15/00
代理机构 代理人
主权项
地址