发明名称 SEMICONDUCTOR MEMORY DEVICE
摘要 PURPOSE:To improve reliability, and to reduce the area of a pattern by increasing impurity concentration in a drain region in a thin-film gate oxide film transistor with a floating gate and lowering impurity concentration in a region being in contact with the gate in a source region. CONSTITUTION:A source region 23, an N<+> type drain region 24, an N<+> type diffusion region 25 for a bit line and an N<+> type diffusion region 26 for control are formed in an element region surrounded by a field oxide film 22 in the surface of a P type semiconductor substrate 21. A floating gate 29 consisting of polycrystalline silicon through extremely thin oxide films 27, 28, a gate oxide film 30 and a select gate 31 are shaped. A common potential line 34, a diffusion region 25 for the bit line and the bit line 36 are formed on a CVD oxide film 32. Withstanding voltage between N type impurity diffusion layers is increased with the lowering of concentration when a distance (a) is kept constant, and the distance (a) can be set to a small value with the reduction of impurity concentration when withstanding voltage is kept constant.
申请公布号 JPS60207385(A) 申请公布日期 1985.10.18
申请号 JP19840063701 申请日期 1984.03.31
申请人 TOSHIBA KK 发明人 MIYAMOTO JIYUNICHI
分类号 H01L21/8247;H01L27/115;H01L29/788;H01L29/792 主分类号 H01L21/8247
代理机构 代理人
主权项
地址