A SEMICONDUCTOR LOGIC CIRCUIT

摘要

Additional data processing capability can be added to a programmed logic array (PLA), having an AND plane (200) and an OR plane (300) connected serially between an input (100) register and an output register (500), by inserting a multistage domino CMOS logic network (400) between the OR plane and the output register. The OR plane is an array of single-stage domino CMOS logic and is timed so that it precharges simultaneously with the multistage network. Without prolonging the individual phase durations or adding any registers, the added domino logic network can have a propagation delay time corresponding to more than one phase of the PLA, and hence the network can have correspondingly more stages and more added data processing capability.