发明名称 MULTIPROCESSOR SYSTEM HAVING MUTUAL EXCLUSION CONTROL FUNCTION
摘要 A multiprocessor system includes a plurality of processors which are respectively connected to a memory device and each of which produces a first control signal when executing a test-and-set instruction and a second control signal after executing a sequence of queuing steps. The multiprocessor system further has flip-flop circuits each of which is set in response to the first control signal from the corresponding one of the processors and which are commonly reset in response to a secnd control signal from any one of the processors. The processors are prevented from executing the test-and-set instruction while the corresponding one of the flip-flop circuits is set.
申请公布号 EP0086601(A3) 申请公布日期 1985.10.09
申请号 EP19830300556 申请日期 1983.02.03
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 MAEDA, AKIRA
分类号 G06F12/00;G06F9/46;G06F9/52;G06F13/16;G06F13/18;G06F15/16;G06F15/167;G06F15/177;(IPC1-7):G06F13/00 主分类号 G06F12/00
代理机构 代理人
主权项
地址