发明名称 |
Planarization of dielectric films on integrated circuits |
摘要 |
A method for planarizing dielectric films between conductive layers on semiconductor wafers is disclosed. Two successive dielectric layers are deposited over a pattern on a wafer and coated with a polymer which has a substantially flat surface. Planarization is obtained when the wafer is plasma etched with the etch rate of the polymer equal to the etch rate of the second dielectric layer. The etch is stopped when all of the polymer has been removed from the wafer. Selectivity in etch rates between the first and second dielectric layers reduces the problems of nonuniformities and the formation of pin holes in the first dielectric layer.
|
申请公布号 |
US4545852(A) |
申请公布日期 |
1985.10.08 |
申请号 |
US19840622439 |
申请日期 |
1984.06.20 |
申请人 |
HEWLETT-PACKARD COMPANY |
发明人 |
BARTON, DONALD L. |
分类号 |
H01L21/302;H01L21/3065;H01L21/3105;H01L21/311;H01L21/768;(IPC1-7):B44C1/22;C03C15/00;C03C25/06 |
主分类号 |
H01L21/302 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|