发明名称 ANALOG MEMORY CIRCUIT
摘要 PURPOSE:To output a smoothed analog waveform without providing an external circuit by fetching analog information stored in plural FETs, from a synthesizing circuit. CONSTITUTION:A time constant is set in advance to a waveform control integration circuit RC inserted into each gate line, to the same extent as a selecting period of each address. In case a selected address is shifted to D2 from D1, Q1 does not becomes non-selection immediately due to the integration circuit RC, and Q2 does not become a sufficient selected state immediately either. Accordingly, in the first half of a t1-t2 period, an on-resistance of Q1 contributes to an output Vo, and as a time elapses, Q1 and Q2 become non-selection and a selected state, respectively, and in the latter half of the t1-t2 period, an on-resistance of Q2 contributes to the output Vo. Also, by a contribution of each on resistance of Q1 and Q2 to combined resistances connected in parallel, a contribution to Vo is shifted smoothly to Q2 from Q1. The same variation is generated when each period is shifted, as well, and as a result, an output voltage is smoothed.
申请公布号 JPS60198000(A) 申请公布日期 1985.10.07
申请号 JP19840052725 申请日期 1984.03.19
申请人 SANYO DENKI KK 发明人 HAMADA MINORU
分类号 G11C27/00;(IPC1-7):G11C27/00 主分类号 G11C27/00
代理机构 代理人
主权项
地址