| 摘要 |
A balancing circuit (2) comprising two windings (L1) and (L2) detects a current (Ids) between the common collector-to-emitter junction of two power transistors in series and the common junction of two balancing capacitors connected across the transistors in order to balance the collector-to-emitter voltages (VCE) of the transistors. |
