Logic adder circuit.

摘要

A logic circuit incorporating carry look-ahead in which substantial savings can be achieved as regards the hardware for generating the sum signals and carry signals by a suitable choice of the adder gate, i. e. by utilizing the already present signal ai·bi which is also used for generating the carry look-ahead signal.