发明名称 CONTROL SIGNAL OUTPUT CIRCUIT
摘要 PURPOSE:To prevent malfunction in case of a power failure by providing a flip- flop circuit which is set and reset with a control request signal and an answer signal, and outputting its output confirmation answer signal to an information processing circuit. CONSTITUTION:A control signal output circuit 5 is interposed between the information processing circuit 6 and a device 7 to be controlled. This output circuit 5 is equipped with the flip-flop circuit 1 which has output terminals 1a and 1b and a clear terminal 1c, and outputs a control signal to said circuit 7 to be controlled through the normally open contact 3a of a relay 3. The control request signal from the information processing circuit 6 is inputted to the 1st input terminal 5a of the flip-flop circuit 1 and held, and said relay 3 is excited through an NOT circuit 2 with the output signal from an output terminal 1b. Then when the circuit 7 to be controlled starts operating, its control answer signal is inputted to said clear terminal 1c to reset the flip-flop circuit 1, and an operation confirmation signal is outputted to an information processing circuit 5.
申请公布号 JPS60178503(A) 申请公布日期 1985.09.12
申请号 JP19840032485 申请日期 1984.02.24
申请人 NIPPON DENKI KK 发明人 TAKAHASHI MASANOBU;ISHII MIE
分类号 G05B11/26 主分类号 G05B11/26
代理机构 代理人
主权项
地址