| 摘要 |
<p>A data storage element having input and output ports isolated from a regenerative latch portion so that the data transmission path is not through the latch. The circuit arrangement provided greatly reduces the probability of a metastable occurence and permits data acquisition at a high rate with minimal error, and thus is suitable for use in high-speed digital shift registers.</p> |
