发明名称 OUTPUT FLUCTUATION PREVENTING CIRCUIT
摘要 PURPOSE:To prevent output fluctuation due to voltage fluctuation by adding a bias control transistor (TR) amplifier and a resistive element applying a potential change of a collector of the bias control TR to a base of an output TR to an output TR amplifier. CONSTITUTION:A TR2 and resistors r4-r8 are added to a conventional TR amplifier. If a power supply voltage -v is fluctuated into -(v+DELTAv), a fluctuation DELTAv3 of a potential v3 at a point Q is expressed in equation I , where v2 is a potential at a point P, v3 is a potential at a point Q, an equivalent circuit viewed from a point R toward the right is expressed with a voltage source v1 including an internal resistor r1' and an equivalent circuit viewed from the point P toward the right (r1, r2) is expressed by a voltage source v2 including an internal resistor r'2. Furthermore, fluctuations DELTAv1, DELTAv2 of the voltage sources v1, v2 are expressed in equations II and III. When the fluctuation DELTAv3 of the potential v3 at the point Q is equal to the fluctuation DELTAv of the power supply voltage -v, the effect due to the fluctuation is avoided. Then equation IV is obtained from equations I , II and III and the resistors r1-r8 are set so as to satisfy equation IV.
申请公布号 JPS60165108(A) 申请公布日期 1985.08.28
申请号 JP19840020316 申请日期 1984.02.06
申请人 FUJITSU KK 发明人 OOKUMA YOSHINORI;YAMANE KAZUO
分类号 H03F1/30 主分类号 H03F1/30
代理机构 代理人
主权项
地址
您可能感兴趣的专利