发明名称 INITIAL SETTING SYSTEM OF MEMORY
摘要 <p>PURPOSE:To ensure the initial setting by resetting unstable information of a memory to initial set information at all times when the memory is mounted to the device and also at application of power in the transmitter where the memory unit is taken out or put in while the power is kept applied. CONSTITUTION:The memory unit consists of a power supply voltage detecting circuit 1 and a self-running counter 2 or the like and when the unit is mounted to the transmitter, a power voltage is applied to the said voltage detecting circuit 1 from a terminal A and detected. The detection signal sets an FF12, starts a self-running counter 2, which controls a selection circuit 4 and an output of an ROM5 is transmitted to an RAM3. Moreover, the initial set information written in the RAM3 is stored in advance in the ROM5. The content of the ROM5 is read by an address commanded by an address counter 6 and wirtten in the RAM3 by the said address. When the write is finished, the self-running counter 2 is stopped to reset the FF12 and the selection circuit 4 transmits the data to be processed from a terminal B to the RAM3.</p>
申请公布号 JPS60160420(A) 申请公布日期 1985.08.22
申请号 JP19840015635 申请日期 1984.01.31
申请人 FUJITSU KK 发明人 HASHIMOTO KENICHI;OGURA TAKAYUKI;IYOTA TOSHIO;SHIRAI HIROAKI
分类号 G06F1/24;G06F1/00;G11C11/401 主分类号 G06F1/24
代理机构 代理人
主权项
地址