发明名称 |
Bit serial convolutional decoder for VLSI implementation |
摘要 |
A decoder for forward-error-correcting (FEC) convolutional codes. The decoder uses the Viterbi algorithm for decoding the rate 1/2, constraint length 7 code with generator polynomials x6+x5+x3+x2+1, and x6+x3+x2+x+1. The architecture of the instant decoder is appropriate for implementation on a single, monolithic VLSI integrated circuit chip and includes a branch metric calculator circuit which produces output signals representative of input symbol signals. These output signals are supplied to a metric update circuit which evaluates the signals from the calculator circuit and provides decisions to a path update circuit which converges the signals thereto and the output signals of which are evaluated by a majority vote circuit which produces data output signals representative of data input signals.
|
申请公布号 |
US4536878(A) |
申请公布日期 |
1985.08.20 |
申请号 |
US19820429315 |
申请日期 |
1982.09.20 |
申请人 |
SPERRY CORPORATION |
发明人 |
RATTLINGOURD, GLEN D.;CURRIE, ROBERT J.;MOSS, STANLEY D. |
分类号 |
G06F11/18;H03M13/41;(IPC1-7):G06F11/10 |
主分类号 |
G06F11/18 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|