摘要 |
<p>A LOW POWER SMALL AREA PLA A logic array includes multiple gated current sources for receiving respective logic input signals, each of the gated current sources is coupled to a respective pair of row conductors and sends current to one row conductor or the other of that pair to indicate the state of the received input signal, column conductors are coupled to selectively receive current from any of the row conductors, a circuit generates respective NAND signals indicating when current is received by the column conductors; additional gated current sources respectively receive the NAND signals and send current to respective additional row conductors when the received signals are in predetermined states, additional column conductors selectively receive current from the additional row conductors, and an output circuit is coupled to the additional column conductors for generating respective output NAND signals indicating when current is received therefrom.</p> |