发明名称 LOW-NOISE MOS ANALOG SWITCH CIRCUIT
摘要 PURPOSE:To eliminate the on/off noise of a switch by adopting the circuit constitution that an electric charge amount due to a gate-bulk capacitance and other parasitic capacitance of a switch line is cancelled. CONSTITUTION:When a single P-channel transistor is used as an MOS analog switch, the 2nd analog switches 7, 8 are connected to both the source and the drain of the 1st MOS analog switch 6, and the gate of the 2nd MOS analog switch is driven by a clock with the phase reverse to that of the gate drive clock of the 1st MOS analog switch. The gate area of the 2nd MOS analog switch is formed as an area so that the same electric charge as the electric charge discharged or sucked to the signal line is obtained when the gate of the 1st MOS analog switch is driven.
申请公布号 JPS60154713(A) 申请公布日期 1985.08.14
申请号 JP19840011691 申请日期 1984.01.24
申请人 SUWA SEIKOSHA KK 发明人 YOSHIZAWA MASAYUKI;IIDA ATSUSHI
分类号 H03K17/16;H03K17/687 主分类号 H03K17/16
代理机构 代理人
主权项
地址