发明名称 DATA FLOW COMPUTER
摘要 PURPOSE:To reduce the hardware in quantity by extracting and allocating dynamically a block address out of an unused block address pool when a subroutine is called to perform reading/writing when said extracted address is allocated and sending it back when the reading/writing is over. CONSTITUTION:An instruction memory 1 is provided for store of the program of a data flow together with an operand memory 2 for waiting control of operand pairs and an arithmetic unit 3. An unused block address pool 4 is connected to the unit 3. While data styles 5, 6 and 7 are transferred from the unit 3 to the memory 1, from the memory 1 to the memory 2 and from the memory 2 to the unit 3 respectively. Then the unit 3 receives the style 7 and produces the style 5 through a prescribed operation. Then an unused block address of the pool 4 is given to the style 5 with a subroutine start instruction. While the block address is sent back to the pool 4 with an end instruction. Thus the computer can be controlled every subroutine.
申请公布号 JPS60146335(A) 申请公布日期 1985.08.02
申请号 JP19840001882 申请日期 1984.01.11
申请人 NIPPON DENSHIN DENWA KOSHA 发明人 YOSHIDA MASAHARU;TAKESUE MASARU;AMAMIYA MASATO
分类号 G06F9/40;G06F9/34;G06F9/44;G06F12/00;G06F15/82 主分类号 G06F9/40
代理机构 代理人
主权项
地址
您可能感兴趣的专利