发明名称 |
CIRCUIT FOR GENERATING A DELTA VALUE |
摘要 |
A delta value generating circuit in an adaptive delta codec, comprising a delta value register, a control terminal for indicating increase or decrease of the delta value and adder/subtractor for increasing or decreasing the delta value in the register in accordance with a level at the control terminal. The adder/subtractor has first input terminals connected to the output terminals of the register and second input terminals connected to a predetermined number of upper bits of the output terminals of the register and the control terminal in accordance with a level at the control terminal. |
申请公布号 |
DE3264340(D1) |
申请公布日期 |
1985.08.01 |
申请号 |
DE19823264340 |
申请日期 |
1982.01.06 |
申请人 |
KABUSHIKI KAISHA TOSHIBA |
发明人 |
SASAKI, ITSUO;SUZUKI, HIROAKI;KAMICHIKA, MASAKAZU |
分类号 |
H03M3/02;(IPC1-7):H04B14/06 |
主分类号 |
H03M3/02 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|