发明名称 LOGIC CIRCUIT
摘要 PURPOSE:To prevent variance of a relative phase between input and output clocks by using a clock, which is obtained by inverting one input clock in an inverter, as a transverse feed controlling tachopulse of a dot impact serial printer. CONSTITUTION:A logic circuit consists of two NOR circuits 1 and 2, a flip flop circuit 3, and an inverter 4. Only one clock CLK0 is supplied from the external, and a clock having 180 deg. phase difference accurately with respect to this clock CLK0 is generated by the inverter 4 and in supplied to the circuit 3. Thus, the output of the inverter 4 of the clock CLK0, namely, the input of the circuit 3 becomes a clock CLK0' having 180 deg. phase difference accurately with respect to the clock CLK0. This clock CLK0' is used to perform succeeding operations, and clocks CLK1 and CLK2 are obtained as the output signal of the FF circuit 3.
申请公布号 JPS60145724(A) 申请公布日期 1985.08.01
申请号 JP19840001603 申请日期 1984.01.09
申请人 NIPPON DENKI KK 发明人 YAMAGATA MITSUO
分类号 B41J2/51;B41J19/18;H03K3/78;H03K5/15;H03K5/151 主分类号 B41J2/51
代理机构 代理人
主权项
地址