发明名称 SIGNAL DETECTOR
摘要 <p>PURPOSE:To separate two close target signals and to prevent an error in detection due to a disturbing signal with wide pulse width by adding a pulse width discriminating device which erases a wide-width pulse signal for SO-CFAR (smallest of constant false alarm rate). CONSTITUTION:An input signal is inputted to a shift register 1a and movement sum values from the 1st and the 2nd adders 2a and 2b are inputted to a minimum value detector 3, which outputs the smaller one. This output is multiplied by a constant through a multiplier 4, whose output is compared by a comparator 5 with the output of aimed cell. The output of the comparator 5 is inputted to the pulse width discriminating circuit and a wide-width pulse signal is erased. This pulse width discrimination circuit consists of a shift register 1b, AND circuits 6a and 6b, trigger generating circuit 7, gate generating circuit 8, and inverter 9.</p>
申请公布号 JPS60144678(A) 申请公布日期 1985.07.31
申请号 JP19840001675 申请日期 1984.01.09
申请人 MITSUBISHI DENKI KK 发明人 ASANO TOORU
分类号 G01S7/32;G01S7/292 主分类号 G01S7/32
代理机构 代理人
主权项
地址