发明名称 FLIP-FLOP CIRCUIT
摘要 PURPOSE:To execute at a high speed an operation of an FF circuit for constituting an NTL circuit by connecting in parallel two or more resistance elements provided on the post-stage and other gate circuits, to a TR for constituting an emitter follower for forming a feedback signal of the gate circuit of the post- stage. CONSTITUTION:A wiring lf of a feedback loop to NOR gates G2, G3 of the pre- stage is connected to one of emitter followers EF41, EF42 of an NOR gate G4 of the post-stage. In this state, when wired OR of outputs of emitter followers EF11-EF31 of gates G1-G3 has been taken, one terminal of a resistance R33 in the emitter follower EF31 which is not used is connected to said wiring lf. Therefore, in an output node of the emitter follower EF41 of the gate G4, a resistance R43 and R33 are connected in parallel to power supply voltage VTT. As a result, a current flowing to the EF41 increases, its driving capacity is raised, a delay of a signal of the feedback loop is reduced, and an operating speed of the whole FF circuit is increased.
申请公布号 JPS60144017(A) 申请公布日期 1985.07.30
申请号 JP19830247285 申请日期 1983.12.30
申请人 HITACHI SEISAKUSHO KK;NIPPON DENSHIN DENWA KOSHA 发明人 USAMI MITSUO;ISHII SHIYUUICHI;MITANI TSUNEO;HORIGUCHI KATSUJI;HIRATA MICHIHIRO
分类号 H03K3/286;H03K3/012;H03K3/037 主分类号 H03K3/286
代理机构 代理人
主权项
地址