发明名称 SIGNAL CONVERSION CIRCUIT
摘要 <p>PURPOSE:To form a signal conversion circuit with satisfactory suppression performance of the equiphase noise by providing a means which prevents DC components from DC supply in a two-line/four-line conversion transformer circuit, and a means which suppresses the noise from a telephone-set terminal. CONSTITUTION:Terminals (a) and (b) of a telephone-set terminal are connected to terminals (d) and (e) of a two-line/four-line conversion transformer circuit 9 respectively through capacitors C1 and C2. Terminals (f) and (g) of a DC supply circuit 8 are connected to the terminals (a) and (b) respectively. DC components from the circuit 8 for the circuit 9 are prevented by the capacitors C1 and C2, and the noise from the telephone-set terminal is suppressed. The equiphase noise is eliminated by a two-line/four-line transformer 10 inside the circuit 9. Thus, a signal conversion circuit with satisfactory suppression performance of the same phase noise can be formed.</p>
申请公布号 JPS60143095(A) 申请公布日期 1985.07.29
申请号 JP19830248409 申请日期 1983.12.29
申请人 FUJITSU KK 发明人 NAKAMA NOBORU;SHINOHARA KIYOUJI;YOSHIDA EIJI
分类号 H03H7/09;H03H7/48;H04M19/00;H04Q3/42 主分类号 H03H7/09
代理机构 代理人
主权项
地址