| 摘要 |
<p>Each of a plurality of input/output units (2, 3) connected to an arithmetic control unit (1) is provided with a selection latch circuit (23,33). The selection latch circuits are connected in series in such a manner that the output (25) of the selection circuit of a certain input/output unit (2) is connected to the input of the selection circuit (33) of the succeeding-stage unit (3). When a selection signal is sent to the input/ output unit arranged near to the arithmetic control unit (1), the input/output unit is addressed by the output of the selection latch circuit, and simultaneously, the signal is transmitted to the selection latch circuits provided in the succeeding-stage input/output circuits.</p> |
