发明名称 CIRCUIT FOR DIVIDING FREQUENCY INTO THREE AREAS
摘要 PURPOSE:To obtain two three-frequency divided signals having 50% duty and 90 deg. phase difference each other with a simple constitution by applying the 1st signal and the 2nd signal delayed from the 1st signal by 90 deg. phase to a logical circuit consisting of AND circuits and flip flops. CONSTITUTION:A 10.7MHz signal from an oscillator 1 is supplied to supplied to a 90 deg. phase shifter 2 to form two signals having 90 deg. phase difference each other at 50% duty. These signals A, B are applied to the AND circuit 3-6 with the polarity shown in figure to form signals C-F successively delayed at their phases by 90 deg. each other with 25% duty. The signals C, D are applied to an FF7 and signals E, F are applied to an FF8, so that three-frequency divided signals X, Y shifted at their phases by 90 deg. each other with 50% duty are extracted from respective output terminals 9, 10.
申请公布号 JPS60124192(A) 申请公布日期 1985.07.03
申请号 JP19830232066 申请日期 1983.12.08
申请人 SONY KK 发明人 YAMASHITA NORIYUKI
分类号 H04N9/804;H03K5/15;H03K21/00;H03K23/00;H04N5/91;H04N9/79;H04N9/808;H04N9/83 主分类号 H04N9/804
代理机构 代理人
主权项
地址