发明名称 |
Output circuit of a semiconductor device |
摘要 |
An output circuit of a semiconductor device for suppressing erroneous operation due to potential variations of the power supply line or the ground line. The output circuit comprises an output stage inverter connected between the power supply line and the ground line and a clamping circuit for clamping the voltages applied to the output stage inverter. A large instantaneous current which flows through the output stage inverter during a transition of state is greatly suppressed so that erroneous operation is prevented.
|
申请公布号 |
US4527077(A) |
申请公布日期 |
1985.07.02 |
申请号 |
US19820393551 |
申请日期 |
1982.06.30 |
申请人 |
FUJITSU LIMITED |
发明人 |
HIGUCHI, MITSUO;YOSHIDA, MASANOBU |
分类号 |
G11C11/417;G11C7/10;H01L21/822;H01L27/04;H03K5/02;H03K17/04;H03K17/687;H03K19/003;(IPC1-7):H03K19/003;H03K19/017;H03K17/16 |
主分类号 |
G11C11/417 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|