发明名称 SIGNAL/ELECTRIC POWER SEPARATING SYSTEM
摘要 PURPOSE:To omit a large-sized choke inductance to attain the replacement to a small-sized parts and also to avoid a large-sized design of an input transformer, by using a 3rd winding of an input transformer to offset the signal components. CONSTITUTION:An input transformer Tc contains a 3rd winding of the same number of turns as a primary winding. This 3rd winding is connected in series and in the opposite direction to a DC superposition signal input to be applied to a signal input circuit 1. The input to be applied to an electric power receiving circuit 2 produces the equal voltage of the opposite phase to the primary winding to the 3rd winding with energization of the primary winding. This voltage is offset with a digital signal of the DC superposition signal input. Thus only the DC component is supplied to the input of the circuit 2. Here small delays td2 and td3 are produced by the inductance of the winding for the induced voltage of the 2nd and 3rd windings in accordance with the energization of the primary winding. These delays sometimes remain on the DC component. This spike component is absorbed if the input impedance of the circuit 2 is low, e.g., when a proper capacitor input receiving style is available. In this case, it is also effective to insert a choke inductance CHc to the input part of the circuit 2.
申请公布号 JPS60117929(A) 申请公布日期 1985.06.25
申请号 JP19830225667 申请日期 1983.11.30
申请人 FUJITSU KK 发明人 NAKAYAMA MIKIO;MATSUMURA NAOYA
分类号 H04B3/44;(IPC1-7):H04B3/44 主分类号 H04B3/44
代理机构 代理人
主权项
地址