发明名称 PACKAGE FOR INTEGRATED CIRCUIT
摘要 PURPOSE:To shorten a bonding wire, to reduce the inductance of a power supply system and to improve the AC characteristics of a LSI by extending and forming a pattern for a power supply up to the inside from a pattern for a signal. CONSTITUTION:Patterns 31', 32'... for a power supply are extended and formed up to the internal end of a peripheral section 5. Accordingly, the length of bonding wires 7' connecting the patterns 31', 32'... for the power supply and bonding pads 6 for a LSI chip 2 is shortened, the inductance of a power supply system is reduced, and the AC characteristics of a LSI are improved.
申请公布号 JPS60117635(A) 申请公布日期 1985.06.25
申请号 JP19830226222 申请日期 1983.11.29
申请人 FUJITSU KK 发明人 KUBOTA KATSUHISA
分类号 H01L21/60 主分类号 H01L21/60
代理机构 代理人
主权项
地址