发明名称 OUTPUT CIRCUIT OF SEMICONDUCTOR
摘要 PURPOSE:To secure the effective width independently of the width of output data by providing a control means which resets a drive circuit of an output circuit after the specific period is elapsed since the drive circuit was activated. CONSTITUTION:As soon as a level of an output data Dout 11 is decided and access is completed, a reset control signal phi19 executing activation from a drive signal phi11 through delay circuits B13-B15 after delaying the specific time from the drive signal phi11 is made, and based on the reset control signal phi19, the drive signal phi11 is reset. The effective width of the output data Dout 11, which is decided by a fall of the drive signal phi11, depends upon only the time elapsed from the drive signal phi11 to the reset control signal phi19, and does not depend upon the cycle time of an external control signal phi' and the activated width. Accordingly, the output data Dout 11 has no relation with a rise of the external control signal phi' at this time. When a delay amount of the delay circuits B13- B15 from the drive signal phi11 of a reset control signal generation circuit 40 to the reset control signal phi19 is adjusted in terms of the effective width of the output data Dout 11, the effective width of necessary output data can be obtained.
申请公布号 JPS60111391(A) 申请公布日期 1985.06.17
申请号 JP19830219016 申请日期 1983.11.21
申请人 NIPPON DENKI KK 发明人 ISHIMOTO SHIYOUJI
分类号 G11C11/409;H03K5/00;H03K5/05;H03K5/13;H03K19/096 主分类号 G11C11/409
代理机构 代理人
主权项
地址