发明名称 LOGIC INTEGRATED CIRCUIT
摘要 PURPOSE:To obtain a logic integrated circuit capable of using for a large load by forming power supply wirings to an external output buffer circuit in a zigzag shape. CONSTITUTION:Power supply wirings 9 to an external output buffer are formed in a zigzag shape. The schematic effective direction of a path of a current I flowed to the zigzag wirings 9 becomes as shown by arrow with double lines, the direction of an induced current i' induced in wirings 8' when the zigzag current I varies at timing is different at every part in response to the zigzag direction of the current I, only a vector component directed downward of the drawing contributes to the current I', but a vector component of lateral direction of the drawing becomes eddy current loss in the wirings 8 and is erased. Accordingly, the current i' generated in the wirings 8 becomes smaller than the conventional one, the induced voltage becomes low, and a logic erroneous operation hardly occurs.
申请公布号 JPS60110139(A) 申请公布日期 1985.06.15
申请号 JP19830219022 申请日期 1983.11.21
申请人 NIPPON DENKI KK 发明人 ITOU SOUICHI
分类号 H01L21/86;H01L27/118;(IPC1-7):H01L21/86 主分类号 H01L21/86
代理机构 代理人
主权项
地址