发明名称 MANUFACTURE OF SEMICONDUCTOR MEMORY
摘要 PURPOSE:To simplify the manufacturing steps by forming a low density diffused layer near a channel region only in one of the regions to become source and drain regions of a memory cell. CONSTITUTION:A gate electrode 43 made of a control gate electrode 56 and a floating gate electrode 54 of an EPROM cell and gate electrodes 44, 58 of an MOS transistor are formed to cross perpendicularly to each other. High dosage ion implantation is performed oblique from above in parallel with the gate longitudinal direction of the electrode 56 and low dosage ion implantation is performed vertically directly from above to provide a low density (n type) diffused layer 59a near the channel region only in one of the regions to become source and drain regions of the EPROM cell and hence the region 59. Thus, the EPROM cell for effectively preventing the erroneous readout and the normal MOS transistor are formed in an extremely simple steps.
申请公布号 JPS60110171(A) 申请公布日期 1985.06.15
申请号 JP19830219045 申请日期 1983.11.21
申请人 TOSHIBA KK 发明人 NAGAKUBO YOSHIHIDE;MIZUTANI YOSHIHISA
分类号 H01L21/8247;H01L29/788;H01L29/792;(IPC1-7):H01L29/78 主分类号 H01L21/8247
代理机构 代理人
主权项
地址