| 摘要 |
PURPOSE:To attain handling of a communication line only corresponding to an area in which a parity error is generated as a fault by providing a means displaying an error by a bit of an area on a line memory corresponding to the applicable communication line. CONSTITUTION:In reading a data from the line memory 6, the presence of an error is supervised by a parity check circuit 10; when an error takes place, the generation is stored in a line memory error storage circuit 11. An OR circuit 13 is provided to a route performing error display on the line memory 6. If an error takes place on a line bus 3 or the content of the line memory 6 is read, when the data error is detected by the parity check circuit 10, an error display bit E of an area of the communication line corresponding to any case is brought into ''1''. In this case, the control program conducts required processing by looking upon the said communication line only as faulted.
|
