Signals path control circuitry for a data terminal.

摘要

@ The present invention is related to clearing or blocking a communication path between a data terminal and a main data processor (11) when it appears, from the terminal end, that the data path into the main data processor is blocked by some system irregularity, in a first case, or should be blocked because of a data overflow condition, in a second case. The present system employs a pair of buffers, the first (23) of which is connected in the communication path, along which data signals are sent to the main data processor, while the second buffer (43) is connected in a data path along which data signals are transmitted from the main data processor. The communication path includes a first logic circuitry connected between the first buffer device and a UART (15) which is connected to the main data processor. The first logic circuitry can block or unblock the transmission of data to the main data processor. Second logic circuitry is connected between the second buffer and the UART. The second logic circuitry includes monitoring circuitry (31) which monitors signals coming from the main data processor so that if an "off" signal is transmitted, then a proper signal will be generated and sent to the first logic circuitry to block data transmission from the terminal. The terminal has a keyboard (17) and in one embodiment the keyboard has, among other keys, a "clear communication" key (73) which generates signals to be transmitted through a decoder (79). The , decoder in turn transmits a "clear" signal, which is transmitted to the first and second buffers, to clear those buffers. In addition, the last-mentioned "clear" signal is transmitted, as a "reset" signal, to the monitoring circuitry of the second logic circuitry to reset the monitoring circuitry if it is in an "off" signal condition. Accordingly, the data path from the keyboard to the UART can be cleared in response to a "clear" signal. In addition, the present system includes upper and lower threshold signals generating capability in the second buffer. Accordingly, a signal is transmitted through the first logic circuitry to request the main data processor to (1) send an "off" signal when the second buffer is loaded with data beyond a certain high threshold value and (2) send an "on" signal when the second buffer is loaded below a lower threshold value.