| 摘要 |
A digital processing system includes a memory for the storage of both data and instructions of M binary digit widths a N (N NOTEQUAL M) binary digit parallel arithmetic and logic unit and self-test circuitry connected to the memory and connected to the arithmetic and logic unit for summing the numeric value of the contents of the memory into a set of sums that are N binary digit width and for comparing these sums with corresponding checksum constants to determine the integrity of the instructions stored in memory and the integrity of the arithmetic and logic unit operation.
|
