发明名称 BOOTSTRAP CIRCUIT
摘要 PURPOSE:To prevent occurrent of malfunction by detecting lowering of a boosting level formed in a bootstrap circuit, generating a pulse signal to form bootstrap voltage and using this for compensation of boosting level. CONSTITUTION:When the bootstrap circuit phix-B operates and a word line selection timing signal phix is raised, voltage level shifted by MOSFET Q10, Q11 becomes higher than logic threshold voltage of an inverter IV1, and accordingly, pulse phi becomes low level delaying by a delay time td. Consequently, precharge is made from a precharge MOSFET Q12 to a capacitor C. In this case, precharge is made to the capacitor C up to Vcc-Vth (threshold voltage of MOSFET Q12) and supplied to the gate of an MOSFET Q13. However, as a timing signal phix is in a high level higher than power source voltage Vcc, the MOSFET Q13 becomes off state. In an operation mode in which word line selection state lasts for a long time, if power source voltage lowers below Vcc, this is detected by an inverter IV1 and make it a high level. Thus, the word 11 line selection level can be compensated to above power source voltage Vcc.
申请公布号 JPS6085493(A) 申请公布日期 1985.05.14
申请号 JP19830192388 申请日期 1983.10.17
申请人 HITACHI SEISAKUSHO KK 发明人 OOISHI KANJI;KAWAMOTO HIROSHI
分类号 G11C11/407;G11C11/34;(IPC1-7):G11C11/34 主分类号 G11C11/407
代理机构 代理人
主权项
地址