发明名称 SWITCH INTERFACE CIRCUIT
摘要 PURPOSE:To attain the interface with an optional number of switches by using three signal lines to an operation part to an operation interface part and delivering the input data by means of a counter. CONSTITUTION:The 1st counter 10 is provided to an operation part OP, and the 2nd counter 11 is provided to an operation interface part IF. The counter 10 receives initialization by the logical data on the states of switch circuits S1- S8. Both counters 10 and 11 work on action clocks which are synchronous with each other. The counter 11 is stopped when the counter 10 delivers a carry. The output of the counter 11 is supplied to a latch circuit 12, and the signal of the circuit 12 is delivered from a buffer 13.
申请公布号 JPS6075959(A) 申请公布日期 1985.04.30
申请号 JP19830184008 申请日期 1983.09.30
申请人 FUJITSU KK 发明人 HAYASHI HIDENORI;TSUSHIMA SATORU;SUZUKI NORIYUKI;YAMADA ISAO
分类号 G06F3/02;G06F13/38 主分类号 G06F3/02
代理机构 代理人
主权项
地址