发明名称 Programmable logic apparatus for entering, processing and transmitting data
摘要 Logic apparatus for presenting results or commanding actions on the basis of furnished informtion. The apparatus includes three distinctive memories which are interrogated cyclically and in synchronism. The first distinctive memory contains instructions, while the second memory contains masking grid signals. The third memory contains pairs of input and output addresses. A logic comparator determines if a prerequisite condition is satisfied and distinctive channels or buses are used for intercommunication. A first bus applies inputs to the comparator, a register or an output unit; a second bus applies grid signals to the comparator, a register, or an output; and a third bus sends addresses to input and output units.
申请公布号 US4510602(A) 申请公布日期 1985.04.09
申请号 US19820386798 申请日期 1982.06.09
申请人 FORDAHL S.A.R.L. 发明人 ENGDAHL, JEAN;FORMAZ, JEROME
分类号 G05B19/045;(IPC1-7):G11C13/00 主分类号 G05B19/045
代理机构 代理人
主权项
地址