发明名称
摘要 PURPOSE:To execute the replacement correctly, by skipping a row, which is designated newly and to be replaced, to designate the next row when the row is a degenerated row. CONSTITUTION:A storage part 12 has storage positions 0-63 corresponding to columns of a buffer memory addressed by an address register 11 and holds the row number of the preceding replacement of each column. Since the number of rows of the buffer memory is 16, each storage position has four bits required for expressing the row number. When the replacement is indicated, the address of an address register 11 is given to the storage part 12, and a row number is read out to a data register 13 from the storage part 12. This address is given to a counter 14 and is counted up to indicate the next row number.
申请公布号 JPS6012659(B2) 申请公布日期 1985.04.02
申请号 JP19810018117 申请日期 1981.02.12
申请人 HITACHI LTD 发明人 WATABE YASUO;OKABAYASHI MITSUSHI
分类号 G06F12/12;G06F12/08 主分类号 G06F12/12
代理机构 代理人
主权项
地址
您可能感兴趣的专利